

FOCUS CONTROL SYSTEM

Claims

- 1 1. A process for controlling focus parameters in a lithographic process used in
2 manufacture of microelectronic circuits comprising:
3 providing a lithographic mask having a target mask portion containing a
4 measurable dimension sensitive to defocus;
5 projecting an energy beam through the target mask portion onto a first location of
6 a substrate at a first focus setting;
7 lithographically forming a first target on the substrate corresponding to the first
8 focus setting, the first target containing a measurable dimension sensitive to
9 defocus;
10 projecting an energy beam through the target mask portion onto a second location
11 of the substrate at a second focus setting;
12 lithographically forming a second target on the substrate corresponding to the
13 second focus setting, the second target containing a measurable dimension
14 sensitive to defocus;
15 measuring the defocus sensitive dimension for each of the first and second targets
16 on the substrate and comparing the defocus sensitive dimension of the first and
17 second targets; and
18 determining a desired focus setting of the energy beam based on the comparison of
19 the dimensions of the first and second target.
- 1 2. The process of claim 1 wherein the process is used to form focus setting
2 targets on a semiconductor wafer for use in manufacture of microelectronic circuits.
- 1 3. The process of claim 1 wherein the targets comprise a plurality of spaced
2 elements having essentially the same length and width and forming an array, ends of

3 the individual elements being aligned to form first and second opposing array edges,
4 the array elements having a predefined pitch.

1 4. The process of claim 3 wherein the defocus sensitive dimension measured and
2 compared for each of the first and second targets on the substrate is the width of the
3 array.

1 5. The process of claim 1 wherein the targets comprise first and second
2 complementary, tone reversed target portions, the first target portion comprising a
3 plurality of spaced element shapes having essentially the same length and width and
4 forming an array, the second target portion comprising a plurality of spaced element
5 spaces having essentially the same length and width and forming an array, the first
6 target portion element shapes being of contrasting tone to the second target portion
7 element spaces, ends of the individual elements in each target portion being aligned to
8 form first and second opposing array edges, the array elements having a predefined
9 pitch.

1 6. The process of claim 5 wherein the defocus sensitive dimension measured and
2 compared for each of the first and second targets on the substrate is the width of the
3 array.

1 7. The process of claim 1 wherein the energy beam is projected through the
2 target mask portion onto a plurality of substrate locations at a plurality of focus
3 settings to create a plurality of targets, and wherein the widths of the individual
4 targets are measured and compared to determine the desired focus of the energy
5 beam.

1 8. The process of claim 6 wherein the plurality of energy beam focus settings are
2 distributed at predetermined positive and negative increments around an initial focus
3 setting.

1 8. The process of claim 1 wherein the process is used to form a plurality of focus
2 setting targets on a semiconductor wafer for use in manufacture of microelectronic
3 circuits, and wherein at least one of the focus setting targets is lithographically formed
4 simultaneously with forming functional lithographic circuit elements on the wafer.

1 9. The process of claim 8 wherein the focus setting targets are formed at
2 locations on the wafer away from the functional lithographic circuit elements such that
3 the functional lithographic circuit elements may be separated from the focus setting
4 targets when the wafer is cut apart.

1 10. The process of claim 8 wherein the determination of the desired focus setting
2 of the energy beam is used to correct energy beam focus during lithographic forming
3 of the functional circuit elements.

1 11. The process of claim 1 wherein the target mask portion and the targets formed
2 on the substrate each comprise a first area having a set of parallel array elements and
3 a second, contrasting area having a set of contrasting parallel array elements parallel
4 the array elements on the first contrasting area, and wherein target defocus sensitive
5 dimension is measured by determining the distance between ends of the array elements
6 on each of the first and second contrasting areas.

1 12. The process of claim 1 wherein the determination of the desired focus setting
2 of the energy beam is based both the sign and magnitude of a focus correction
3 feedback.

1 13. The process of claim 12 wherein the focus correction feedback is based on a
2 negative offset target defocus and a positive offset target defocus.

1 14. The process of claim 12 wherein a dose correction is made simultaneously
2 with the focus correction based on a measurement of the first and second targets on
3 the substrate.

1 15. A process for forming focus setting targets on a semiconductor wafer and
2 controlling focus parameters in a lithographic process used in manufacture of
3 functional microelectronic circuit elements comprising:

4 providing a lithographic mask having a target mask comprising first and second
5 target mask portions, the first target mask portion comprising a plurality of
6 opaque, spaced element shapes having essentially the same length and width
7 and forming an array, the second target mask portion comprising a plurality of
8 transparent, spaced element spaces having essentially the same length and
9 width and forming an array, ends of the individual elements in each target
10 portion being aligned to form first and second opposing array edges, the array
11 elements having a predefined pitch, the width between the array edges being
12 sensitive to defocus when printed on a substrate;

13 projecting an energy beam through the target mask portion onto a first location of
14 a substrate at a first focus setting;

15 lithographically forming a first target on the substrate corresponding to the target
16 mask at a first focus setting, the first target having complementary, tone
17 reversed target array portions containing a measurable width between the target
18 array edges sensitive to defocus;

19 projecting an energy beam through the target mask portion onto a second location
20 of the substrate at a second focus setting;

21 lithographically forming a second target on the substrate corresponding to the
22 target mask at a second focus setting, the second target having complementary,

23 tone reversed target array portions containing a measurable width between the
24 target array edges sensitive to defocus;
25 measuring the width between the target array edges for each of the first and
26 second targets on the substrate and comparing the target array edge width of
27 the first and second targets;
28 determining a desired focus setting of the energy beam based on the comparison of
29 the dimensions of the first and second target array widths; and
30 using the determination of the desired focus setting of the energy beam to correct
31 energy beam focus during lithographic forming of the functional circuit
32 elements.

1 16. The process of claim 15 wherein the energy beam is projected through the
2 target mask portion onto a plurality of substrate locations at a plurality of focus
3 settings to create a plurality of targets, and wherein the widths of the individual target
4 arrays are measured and compared to determine the desired focus of the energy beam.

1 17. The process of claim 16 wherein the plurality of energy beam focus settings
2 are distributed at predetermined positive and negative increments around an initial
3 focus setting.

1 18. The process of claim 15 wherein the process is used to form a plurality of
2 focus setting targets on a semiconductor wafer for use in manufacture of
3 microelectronic circuits, and wherein at least one of the focus setting targets is
4 lithographically formed simultaneously with, and at locations on the wafer away from,
5 functional lithographic circuit elements on the wafer such that the functional
6 lithographic circuit elements may be separated from the focus setting targets when the
7 wafer is cut apart.

1 19. The process of claim 15 wherein the determination of the desired focus setting
2 of the energy beam is based both the sign and magnitude of a focus correction
3 feedback.

1 20. The process of claim 19 wherein the focus correction feedback is based on a
2 negative offset target defocus and a positive offset target defocus.

1 21. The process of claim 19 wherein a dose correction is made simultaneously
2 with the focus correction based on a measurement of the first and second targets on
3 the substrate.